

Top Level Design

- OBJECTIVE: Learn How to Develop A Top Level Design
- OBJECTIVE: Learn Key Information Necessary For Top Level Design
- OBJECTIVE: Learn How to Document Top Level Design

Top Level Design Block Diagram

- The Main Purpose of the Top Level Design Is the Where
- Make a List of the What and Find a Home For Each Requirement.
 - » Can Use a Matrix
 - » Modularize As Much As Possible. We Will Define Functional Subsystems
- Define Interface Between the Subsystems
- After The Subsystems and Interfaces are Defined, We Will Develop The Derived Requirements.
 - » Assign Portions of Time Line, Size, Power etc to Each Subsystem

Make a List of the What and Find a Home For Each Requirement

Interfaces to Outside World {Parallel and Serial Ports}

We will Create an I/O Subsystem Module for Interfaces

CPU

We Will Create A CPU Subsystem (Brains of System)

Memory


We Will Create a Memory Subsystem Module

Programs

Make Sure The Programs Are Accounted For

Memory Map and Allocations (Enough Memory For Programs,Data)

Subsystems on Common Bus Organization



Requirements/Subsystem Matrix

Requirements Matrix Maps Requirements Into Appropriate System

	CPU Subsystem	Memory Subsystem	I/O Subsystem
Requirement			
Current Position			2 8-bit Par. Inputs
Desired Position			2 8-bit Par. Inputs
Output Deltas			6, 8-bit Par. Outputs
Arithmetic Ops	2's comp. Integer		
Data Requirement		2kbyte Min RAM	
Data Size	8 bit	8 bit	8 bit
Program		4kbyte Min ROM	
Debug Data		2kbyte Min RAM	
Debug Prog		4kbyte ROM	
Debug Input/Output			RS232
Functional Update	2,000 Instrs/Update		

Common Bus Organization

- CPU Provides All Addressing And Must Be Able To Access All Addresses/Data In System
- Address Map Is A Must
- “Which Came First, Chicken or Egg ?”
 - » How Do We Get Data In/Out ?
 - » What Does System Bus Look Like ?

Common Bus Definition

- The Bus Signals Are Generated From The CPU In Our System: We Must Know A Little About The CPU In Order To Define The Bus.
- Based On Requirements, The CPU Can Be Simple:
 - » Data 8 Bit Signed
 - » Addressing: < 1 Meg
 - » Integer Arithmetic
- These Requirements Easily Achievable With Wide Variety Of CPU's.
- We Can Base Our Decision:
 - » Prior Experience With CPU's (What You Are Familiar With)
 - » Development/Support Environment

Lets Choose The Intel 8086

Intel 8086 Signals

- Three Functional Busses:

- » Address

$A_{19} - AD_0$

- » Data

$AD_{15} - AD_0$

- » Control

Group1 Data Xfer {ALE, RD, WR, BHE, M/IO}


Group2 Interrupts {INTR, NMI, INTA}

Group3 Bus Control {HOLD, HLDA}

Gnd	1	40	V _{CC}
AD ₁₄	2	39	AD ₁₅
	3	38	A ₁₆
	4	37	A ₁₇
0	5	36	A ₁₈
0	6	35	A ₁₉
0	7	34	\overline{BHE}
	8	33	MN/ \overline{MX}
	9	32	\overline{RD}
	10	31	HOLD
	11	30	HLDA
	12	29	\overline{WR}
	13	28	M/IO
	14	27	DT/ \overline{R}
AD ₁	15	26	DEN
AD ₀	16	25	\overline{ALE}
NMI	17	24	\overline{INTA}
INTR	18	23	\overline{TEST}
CLK	19	22	READY
GND	20	21	RESET

All Other Signals Will Stay Internal To CPU Subsystem

Common Bus



Memory Map


- Purpose Of Memory Map Is To Show Design Teams Where They Should Decode Their Memory, Devices, Etc.
- Memory Must Be Large Enough To Hold:
 - » RAM Input Data, Temp Data, All Structures, Stack, Heap, etc...
 - » ROM Program, Initialization, Debug Monitor
- I/O Is Usually Memory Mapped (But Doesn't Need to Be)
 - » Provide A “Chunk” of Addresses (Assume Each Port Occupies an Address)

RAM Requirements

- o Intel CPU's Want RAM Starting At Address x00000.



- o We Need: Data Storage 2kbyte
 Stack 2kbytes
 Heap 2kbytes
 Debug 2kbytes
 8 kbytes

- o Lets Double 16 kbytes (All 4kbytes Segs)



Stacks

- o Stack: Temporary Storage Space: (Points to Last Valid Entry)
 - » Pass Variables Between Subroutines Storage For Subroutine Calls
 - PUSH AX
 - near CALL




Heaps

- Heap:
 - » Memory Allocation During Run Time
 - `int a[];`
 - Size Not Defined at Compile
 - `a = Malloc(100*sizeof(int));`
 - » OS Usually Takes Care of This. We Will Write Our Own

ROM Requirements

- o ROM Needs To Hold:
 - » Program 4kbytes
 - » Debug 2 kbytes
 - Total 6 kbytes
- Go to 8 kbytes



Address Map

- Place Subsystems At Particular Address Block Range. This Guarantees That Parallel Design Teams Don't Overlap Address Decode.

00000	RAM
01FFF	
	○ ○ ○
00FF00	I/O
00FFFF	
	○ ○ ○
FE000	ROM
FFFFFF	

Top Level Design Summary

- Create Subsystems
 - » Modularize the System
- Requirements Matrix
 - » Guarantee All Requirements Are Accounted For
- Define Internal Interfaces
 - » Define Signals/Data Structures Between Subsystems
- Define Memory Map
 - » Partitions System Address Space To Eliminate Overlap

Allows Multiple Groups To Work Simultaneously