CSCE 4114 Uartlite

David Andrews


dandrews@uark.edu

1

computer System Design Lab



Soft IP version of a UART



16-character transmit and receive FIFO's

Configurable number of data bits (5-8)

Configurable Parity

Configurable Baud Rate

omputer System Design Lab

Uartlite

Programmers View

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x0	Rx FIFO	Read (1)	0x0	Receive Data FIFO
C_BASEADDR + 0x4	Tx FIFO	Write (2)	0x0	Transmit Data FIFO
C_BASEADDR + 0x8	STAT_REG	Read (1)	0x4	UART Lite Status Register
C_BASEADDR + 0xC	CTRL_REG	Write ⁽²⁾	0x0	UART Lite Control Register


1. Writing of a read only register has no effect.


2. Reading of a write only register returns zero.





Uartlite


- Transmit/Receive bytes
- Tx/Rx Channels are 16 Deep FIFO's.
 Why ?





























some addresses/bit masks

Important memory offsets (in decimal):

UART_RX_FIFO offset is 0 (Used to read Rx_FIFO values, read-only UART_TX_FIFO offset is 4 (Used to write Tx_FIFO values, write only UART_STATUS_REG offset is 8 (Used to check UART status, read only) UART_CONTROL_REG offset is 12 (Used to configure UART, write-only)



some addresses/bit masks

Important memory offsets (in decimal):

UART_RX_FIFO offset is 0 Used to read Rx_FIFO values, read-only UART_TX_FIFO offset is 4 Used to write Tx_FIFO values, write only UART_STATUS_REG offset is 8 Used to check UART status, read only UART_CONTROL_REG offset is 12 Used to configure UART, write-only

Important bit-masks (in decimal):

TX_FIFO_FULL 8 TX_FIFO_EMPTY 4 RX_FIFO_FULL 2 RX_FIFO_VALID 1 Used to check if the Tx_FIFO is full Used to check if the Tx_FIFO is empty Used to check if the Rx_FIFO is full Used to check if the Rx_FIFO has data

How do I send information?

Wait for Tx_FIFO status to be NOT FULL Write character to Tx_FIFO

How do I send information?

Wait for Tx_FIFO status to be NOT FULL Write character to Tx_FIFO

• You write the pseudo C code......



How do I send information?

1) Wait for Tx_FIFO status to be NOT FULL 2) Write character to Tx_FIFO

• pseudo C code......

```
while (UART_STATUS == TX_FIFO_FULL) { };
      TX_FIFO = my_char;
```





Assembler....

.set UART_base, 1080033280 /* 0x40600000 */



Assembler....

```
.set UART_base, 1080033280 /* 0x40600000 */
```

```
# Put UART's base address into r6
    addik r6, r0, UART_base
```



```
Assembler....
```

```
.set UART_base, 1080033280 /* 0x40600000 */
```

```
# Put UART's base address into r6
    addik r6, r0, UART_base
```

```
# Move character (byte) into r8 from character parameter (r5)
addik r8, r5, 0
```



1) Wait for Tx_FIFO status to be NOT FULL



1) Wait for Tx_FIFO status to be NOT FULL

.set TX_FIFO_FULL, 8 /* Bit-mask for checking FIFO fullness */



1) Wait for Tx_FIFO status to be NOT FULL

.set TX_FIFO_FULL, 8 /* Bit-mask for checking FIFO fullness */

Wait until UART's TX FIFO is not full
myPrintCharLoop:
 lwi r7, r6, UART_STATUS_REG_OFFSET



1) Wait for Tx_FIFO status to be NOT FULL

.set TX_FIFO_FULL, 8 /* Bit-mask for checking FIFO fullness */

Wait until UART's TX FIFO is not full

myPrintCharLoop: lwi r7, r6, UART_STATUS_REG_OFFSET

Base addr of uart already in r6

1) Wait for Tx_FIFO status to be NOT FULL

.set TX_FIFO_FULL, 8 /* Bit-mask for checking FIFO fullness */

Wait until UART's TX FIFO is not full
myPrintCharLoop:
 lwi r7, r6, UART_STATUS_REG_OFFSET

Mask out the TX_FIFO_FLAG andi r7, r7, TX_FIFO_FULL



1) Wait for Tx_FIFO status to be NOT FULL

.set TX_FIFO_FULL, 8 /* Bit-mask for checking FIFO fullness */

Wait until UART's TX FIFO is not full
myPrintCharLoop:
 lwi r7, r6, UART_STATUS_REG_OFFSET

Mask out the TX_FIFO_FLAG andi r7, r7, TX_FIFO_FULL

Checks only Tx_FIFO_Full Flag

1) Wait for Tx_FIFO status to be NOT FULL

.set TX_FIFO_FULL, 8 /* Bit-mask for checking FIFO fullness */

Wait until UART's TX FIFO is not full
myPrintCharLoop:
 lwi r7, r6, UART_STATUS_REG_OFFSET

Loop back if it is not-zero bnei r7 myPrintCharLoop nop

1) Wait for Tx_FIFO status to be NOT FULL

.set TX_FIFO_FULL, 8 /* Bit-mask for checking FIFO fullness */

Wait until UART's TX FIFO is not full >myPrintCharLoop: lwi r7, r6, UART_STATUS_REG_OFFSET

Loop back if it is not-zero
 bnei r7 myPrintCharLoop
 nop

2) Send Character

.set UART_TX_FIFO_OFFSET, 4 /* transmit FIFO, write only *,



```
2) Send Character
```

```
.set UART_TX_FIFO_OFFSET, 4 /* transmit FIFO, write only */
```

Send character to the FIFO
swi r8, r6, UART_TX_FIFO_OFFSET

How do I receive?

- 1) Wait for Rx_FIFO status to be VALID
- 2) Read a character from the Rx_FIFO

Pseudo code......

How do I receive?


Wait for Rx_FIFO status to be VALID
 Read a character from the Rx_FIFO

Pseudo code......

while (UART_STATUS !=RX_FIFO_VALID) { }; my_char = RX_FIFO;

1) Wait for Rx_FIFO status to be VALID





1) Wait for Rx_FIFO status to be VALID

Put UART's base address into r6
 addik r6, r0, UART_base

Wait until UART's RX FIFO is not empty
myGetCharLoop:
 lwi r7, r6, UART_STATUS_REG_OFFSET



1) Wait for Rx_FIFO status to be VALID

Put UART's base address into r6
 addik r6, r0, UART_base

Wait until UART's RX FIFO is not empty
myGetCharLoop:
 lwi r7, r6, UART_STATUS_REG_OFFSET

Mask out the RX_FIFO_DATA_VALID_FLAG andi r7, r7, RX_FIFO_VALID

1) Wait for Rx_FIFO status to be VALID

Put UART's base address into r6
 addik r6, r0, UART_base

Wait until UART's RX FIFO is not empty
myGetCharLoop:
 lwi r7, r6, UART_STATUS_REG_OFFSET

Mask out the RX_FIFO_DATA_VALID_FLAG andi r7, r7, RX_FIFO_VALID

Loop back if it is zero beqi r7 myGetCharLoop nop

2) Get Character



2) Get Character

Loop is over

Get character from the RX-FIFO lwi r5, r6, UART_RX_FIFO_OFFSET