### Domain Specific Architectures CSCE 4013/5013

David Andrews Rm 527 JBHT <u>dandrews@uark.edu</u> CSCE University of Arkansas



# Agenda

- Moore's Law
- Dennard Scaling
- Power, Energy



omputer System Design Lab

## Moore's Law

- Number of Transistors in an IC doubles every year (later 18 months) because:
  - The advent of <u>metal-oxide-semiconductor</u> (MOS) technology
  - The exponential rate of increase in die sizes, coupled with a decrease in defective densities, with the result that semiconductor manufacturers could work with larger areas without losing reduction yields
  - Finer minimum dimensions
  - What Moore called "circuit and device cleverness"

### Moore's Law Secret Sauce: Dennard Scaling

 Dennard observed that transistor dimensions could be scaled by 30% (0.7x) every technology generation, thus reducing their area by 50%.



reduce circuit delays by 30% (0.7x)increase frequency by ~ 40% (1.4x)

voltage is reduced by 30%, reducing energy by 65% and power (at 1.4x frequency) by 50%

Power =  $CV^2f$ 

If the <u>transistor density</u> doubles, the circuit becomes 40% faster, and power consumption (with twice the number of transistors) stays the same! What ????

computer System Design Lab

# Carver Mead Explains the Physics

#### https://www.youtube.com/watch?v=UFa\_tk3K5oY





#### Performance versus VAX-11/780 (look it up ©)







*Power:* How fast energy is transmitted  $P = \frac{\Delta E}{\Delta \tau}$  Watt = joule/sec

Joules = watt-second *Energy: Ability to create a change* 

Energy Can Be Stored, Power Cannot



https://energyeducation.ca/encyclopedia/Energy\_vs\_power http://www.tecategroup.com/ultracapacitors-supercapacitors/ultracapacitor-FAQ.php]]

### What Happened ?

- The dynamic (switching) power consumption of CMOS circuits is proportional to frequency (P = CV<sup>2</sup>f).
- Historically, the transistor power reduction afforded by Dennard scaling allowed raising clock frequencies from one generation to the next without significantly increasing overall circuit power consumption.
- breakdown of Dennard scaling resulted in the inability to increase clock frequencies. CPU manufacturers switched to <u>multicore processors</u> as an alternative way to improve performance.

## Power

- Intel 80386
  consumed ~ 2 W
- 3.3 GHz Intel Core i7 consume 130 W
- Heat must be dissipated from 1.5 x 1.5 cm chip This is the limit of what can be cooled by air



Computer System Design pythight © 2019, Elsevier Inc. All rights reserved.



# Performance Via Parallelism

- Cannot Clock Faster so Do More In Parallel
  - Apply Transistors to Exploit Parallelism
  - Parallelism Exists at Different "Granularities"
  - Circuit, Data, Instruction, Procedural, Program....
- Implicit Parallelism within a Processor
  - Out of Order Instruction-Level parallelism (ILP)
  - Speculation
- From the Application Program
  - Data-level parallelism (DLP)
  - Thread-level parallelism (TLP)
  - Domain Specific Acceleration (DSA)

Computer System Design Lab

## Further Fun...



Gordon Moore & Carver Mead: *Moore's Law* 40<sup>th</sup> Anniversary with Gordon Moore

https://www.youtube.com/watch?v=MH6jUSjpr-Q